IS42S16400D-7TL

IS42S16400D-7TL, 1 Meg Bits x 16 Bits x 4 Banks, TSOP, synchronous DRAM, 3.3V, 133MHz

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.80~2.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 10 :	2.00 / Piece
20 ~ 100 :	1.80 / Piece

PartNumber:: IS42S16400D-7TL

Brand:: Integrated Circuit Solution Inc - ISSI | Pack: TSOP | D/C: 07+

Availability:: Supply Ability: 1/Month Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Pamela's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-08-02

From Other Seller

Part Number:IS42S16400D-7TL
US $1.80 - 2.00
Quantity:

piece

Product Summary

The IS42S16400D-7TL 64Mb Synchronous DRAM is organized as 1,048,576 bits x 16-bit x 4-bank for improved performance. The synchronous DRAM IS42S16400D-7TL achieves high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input.

Parametrics

IS42S16400D-7TL absolute maximum ratings: (1)Maximum Supply Voltage: –1.0 to +4.6 V; (2)MAX Maximum Supply Voltage for Output Buffer: –1.0 to +4.6 V; (3)Input Voltage: –1.0 to VDDQ + 0.5 V; (4)Output Voltage: –1.0 to VDDQ + 0.5 V; (5)MAX Allowable Power Dissipation: 1 W; (6)Output Shorted Current: 50 mA; (7)Operating Temperature: Com.: 0 to +70 °C, Ind.: –40 to +85; (8)Storage Temperature: –65 to +150 °C.

Features

IS42S16400D-7TL features: (1)Clock frequency: 166, 143 MHz; (2)Fully synchronous; all signals referenced to a positive clock edge; (3)Internal bank for hiding row access/precharge; (4)Single 3.3V power supply; (5)LVTTL interface; (6)Programmable burst length– (1, 2, 4, 8, full page); (7)Programmable burst sequence: Sequential/Interleave; (8)Self refresh modes; (9)4096 refresh cycles every 64 ms; (10)Random column address every clock cycle; (11)Programmable CAS latency (2, 3 clocks); (12)Burst read/write and burst read/single write operations capability; (13)Burst termination by burst stop and precharge command; (14)Byte controlled by LDQM and UDQM; (15)Industrial temperature availability; (16)Package: 400-mil 54-pin TSOP II, 60-ball fBGA; (17)Lead-free package is available.